rev 2.0

### 3.3V Zero-Delay Buffer

## General Features

- Zero input - output propagation delay, adjustable by capacitive load on FBK input.
- Zero input - output propagation delay, adjustable by capacitive load on FBK input.
- Multiple configurations - Refer "ASM5P2308A Configurations Table".
- Input frequency range: 10 MHz to 133 MHz
- Multiple low-skew outputs.
- Output-output skew less than 200 ps.
- Device-device skew less than 700 ps.
- Two banks of four outputs, three-stateable by two select inputs.
- Less than 200 ps cycle-to-cycle jitter ( $-1,-1 \mathrm{H},-4,-5 \mathrm{H})$.
- Available in 16-pin SOIC and TSSOP packages.
- 3.3V operation.
- Advanced $0.35 \mu$ CMOS technology.
- Industrial temperature and pb free packages available.


## Functional Description

ASM5P2308A is a versatile, 3.3 V zero-delay buffer designed to distribute high-speed clocks. It is available in a 16-pin package. The part has an on-chip PLL which locks to an input clock presented on the REF pin. The PLL feedback is required to be driven to FBK pin, and can be obtained from one of the outputs. The input-to-input propagation delay is guaranteed to be less than 350ps, and the output-to-output skew is guaranteed to be less than 250ps.

The ASM5P2308A has two banks of four outputs each,
which can be controlled by the select inputs as shown in the Select Input Decoding Table. If all the output clocks are not required, Bank B can be three-stated. The select input also allows the input clock to be directly applied to the outputs for chip and system testing purposes.

Multiple ASM5P2308A devices can accept the same input clock and distribute it. In this case the skew between the outputs of the two devices is guaranteed to be less than 700ps.

The ASM5P2308A is available in five different configurations (Refer "ASM5P2308A Configurations Table). The ASM5P2308A-1 is the base part, where the output frequencies equal the reference if there is no counter in the feedback path. The ASM5P2308A-1H is the high-drive version of the -1 and the rise and fall times on this device are much faster.

The ASM5P2308A-2 allows the user to obtain 2 X and 1 X frequencies on each output bank. The exact configuration and output frequencies depends on which output drives the feedback pin. The ASM5P2308A-3 allows the user to obtain 4 X and 2 X frequencies on the outputs.

The ASM5P2308A-4 enables the user to obtain 2X clocks on all outputs. Thus, the part is extremely versatile, and can be used in a variety of applications.

The ASM5P2308A-5H is a high-drive version with REF/2 on both banks.
rev 2.0

## Block Diagram



## Select Input Decoding for ASM5P2308A

| S2 | S1 | Clock A1-A4 | Clock B1-B4 | Output Source | PLL Shut-Down |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Three-state | Three-state | PLL | Y |
| 0 | 1 | Driven | Three-state | PLL | N |
| 1 | 0 | Driven $^{1}$ | Driven | Reference | Y |
| 1 | 1 | Driven | Driven | PLL | N |

## ASM5P2308A Configurations

| Device | Feedback From | Bank A Frequency | Bank B Frequency |
| :---: | :---: | :---: | :---: |
| ASM5P2308A-1 | Bank A or Bank B | Reference | Reference |
| ASM5P2308A-1H | Bank A or Bank B | Reference | Reference |
| ASM5P2308A-2 | Bank A | Reference | Reference $/ 2$ |
| ASM5P2308A-2 | Bank B | $2 \times$ Reference | Reference |
| ASM5P2308A-3 | Bank A | $2 \times$ Reference | Reference or Reference ${ }^{2}$ |
| ASM5P2308A-3 | Bank B | $4 \times$ Reference | $2 \times$ Reference |
| ASM5P2308A-4 | Bank A or Bank B | $2 \times$ Reference | $2 \times$ Reference |
| ASM5P2308A-5H | Bank A or Bank B | Reference $/ 2$ | Reference $/ 2$ |

## Note:

1. Outputs inverted on 2308-2 and 2308-3 in bypass mode, $\mathrm{S} 2=1$ and $\mathrm{S} 1=0$.
2. Output phase is indeterminant ( $0^{\circ}$ or $180^{\circ}$ from input clock). If phase integrity is required, use the ASM5P2308A-2.
rev 2.0

## Zero Delay and Skew Control

All outputs should be uniformly loaded to achieve Zero Delay between input and output.


To close the feedback loop of the ASM5P2308A, the FBK pin can be driven from any of the eight available output pins. The output driving the FBK pin will be driving a total load of 7 pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input output delay. This is shown in the above graph.

For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally loaded. If input-output delay adjustments are required, use the above graph to calculate loading differences between the feedback output and remaining outputs. For zero output-output skew, be sure to load outputs equally.
rev 2.0
Pin Configuration

| REF | 1 | ASM5P2308A | 16 | FBK |
| :---: | :---: | :---: | :---: | :---: |
| CLKA1 | 2 |  | 15 | CLKA4 |
| CLKA2 | 3 |  | 14 | CLKA3 |
| $\mathrm{V}_{\mathrm{DD}}$ | 4 |  | 13 | $V_{D D}$ |
| GND | 5 |  | 12 | GND |
| CLKB1 | 6 |  | 11 | CLKB4 |
| CLKB2 | 7 |  | 10 | CLKB3 |
| S2 | 8 |  | 9 | S1 |

## Pin Description for ASM5P2308A

| Pin \# | Pin Name | Description |
| :---: | :---: | :--- |
| 1 | REF $^{3}$ | Input reference frequency, 5V tolerant input |
| 2 | CLKA1 $^{4}$ | Buffered clock output, bank A |
| 3 | CLKA2 $^{4}$ | Buffered clock output, bank A |
| 4 | V $_{\text {DD }}$ | 3.3V supply |
| 5 | GND | Ground |
| 6 | CLKB1 $^{4}$ | Buffered clock output, bank B |
| 7 | CLKB2 $^{4}$ | Buffered clock output, bank B |
| 8 | S2 $^{5}$ | Select input, bit 2 |
| 9 | S1 $^{5}$ | Select input, bit 1 |
| 10 | CLKB3 $^{4}$ | Buffered clock output, bank B |
| 11 | CLKB4 $^{4}$ | Buffered clock output, bank B |
| 12 | GND | Ground |
| 13 | VDD $^{14}$ | 3.3V supply |
| 15 | CLKA3 $^{4}$ | Buffered clock output, bank A |
| 16 | CLKA4 $^{4}$ | Buffered clock output, bank A |
| FBK | PLL feedback input |  |

Notes:
3. Weak pull-down.
4. Weak pull-down on all outputs.
5. Weak pull-up on these inputs.
rev 2.0

## Absolute Maximum Ratings

| Parameter | Min | Max | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage to Ground Potential | -0.5 | +7.0 | V |
| DC Input Voltage (Except REF) | -0.5 | $\mathrm{VDD}+0.5$ | V |
| DC Input Voltage (REF) | -0.5 | 7 | V |
| Storage Temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Max. Soldering Temperature (10 sec) |  | 260 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Static Discharge Voltage (per MIL-STD-883, Method 3015) |  | $>2000$ | V |
| Note: These are stress ratings only and functional usage is not implied. Exposure to absolute maximum |  |  |  |
| ratings for prolonged periods can affect device reliability. |  |  |  |$.$|  |
| :--- |

## Operating Conditions for ASM5P2308A Commercial Temperature Devices

| Parameter | Description | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | 3.0 | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Temperature (Ambient Temperature) | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance, below 100 MHz |  | 30 | pF |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance, from 100 MHz to 133 MHz |  | 10 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance ${ }^{6}$ |  | 7 | pF |

Note:
6. Applies to both Ref Clock and FBK.

Electrical Characteristics for ASM5P2308A Commercial Temperature Devices

| Parameter | Description | Test Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  | V |
| IIL | Input LOW Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  | 50.0 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ |  | 100.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage ${ }^{7}$ | $\begin{aligned} & \mathrm{loL}=8 \mathrm{~mA}(-1,-2,-3,-4) \\ & \mathrm{IOH}=12 \mathrm{~mA}(-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage ${ }^{7}$ | $\begin{aligned} & \mathrm{loL}=-8 \mathrm{~mA}(-1,-2,-3,-4) \\ & \mathrm{IOH}=-12 \mathrm{~mA}(-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | 2.4 |  | V |
| IDD | Supply Current | Unloaded outputs 100MHz REF |  | TBD | mA |
|  |  | Select inputs at VDD or GND |  | TBD |  |
|  |  | Unloaded outputs, 66 MHz REF ( $-1,-2,-3,-4$ ) |  | TBD |  |
|  |  | Unloaded outputs, $33 \mathrm{MHz} \operatorname{REF}(-1,-2,-3,-4$ ) |  | TBD |  |

rev 2.0
Note:
7. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.
8. S1 / S2 inputs are CMOS, TTL compatible inputs -

The input must toggle somewhere between 0.8 and 2.0. We guarantee the limits of 0.8 and 2.0, but can't guarantee anything tighter than that. As Vdd moves higher the toggle point will move higher, but will always stay below 2.0 V . As Vdd moves lower, the toggle point will move lower, but always stay higher than 0.8 V . What the 2.0 V MIN Vih specification means is that you put 2.0 V or a higher voltage into the device, and you will have a logic HIGH. If you put 0.8 V or a lower voltage into the device, you will have a logic LOW (Vil spec $=0.8 \mathrm{~V}$ max). It will toggle someplace in between 0.8 V and 2.0 V , but we don't guarantee exactly where, and the exact point will change depending upon conditions. Characterization shows we toggle at 1.1 V and 1.5 V (showing a little hysteresis), everything is perfect. We meet spec, plus have $\sim 300 \mathrm{mV}$ noise immunity on the low end and $\sim 500 \mathrm{mV}$ noise immunity on the high side. Under nominal conditions, with no hysteresis, most devices will toggle at about 1.5 V for both high and low.
rev 2.0

## Switching Characteristics for ASM5P2308A Commercial Temperature Devices

| Parameter | Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | Output Frequency | 30-pF load, All devices | 10 |  | 100 | MHz |
| $\mathrm{t}_{1}$ | Output Frequency | 20-pF load, $-1 \mathrm{H},-5 \mathrm{H}$ devices ${ }^{8}$ | 10 |  | 133.3 | MHz |
| $t_{1}$ | Output Frequency | $15-\mathrm{pF}$ load, $-1,-2,-3,-4$ devices | 10 |  | 133.3 | MHz |
|  | $\begin{aligned} & \text { Duty } \text { Cycle }^{7}=\left(\mathrm{t}_{2} / \mathrm{t}_{1}\right) * 100 \\ & (-1,-2,-3,-4,-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | Measured at 1.4 V , $\mathrm{F}_{\text {оut }}=<66.66 \mathrm{MHz}$ 30-pF load | 40.0 | 50.0 | 60.0 | \% |
|  | $\begin{aligned} & \text { Duty Cycle }{ }^{7}=\left(\mathrm{t}_{2} / \mathrm{t}_{1}\right)^{*} 100 \\ & (-1,-2,-3,-4,-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | Measured at $1.4 \mathrm{~V}, \mathrm{~F}_{\text {out }}=<50 \mathrm{MHz}$ $15-\mathrm{pF}$ load | 45.0 | 50.0 | 55.0 | \% |
| $\mathrm{t}_{3}$ | Output Rise Time ${ }^{7}$ $(-1,-2,-3,-4)$ | Measured between 0.8 V and $2.0 \mathrm{~V} 30-\mathrm{pF}$ load |  |  | 2.20 | ns |
| $\mathrm{t}_{3}$ | Output Rise Time ${ }^{7}$ $(-1,-2,-3,-4)$ | Measured between 0.8 V and $2.0 \mathrm{~V} 15-\mathrm{pF}$ load |  |  | 1.50 | ns |
| $\mathrm{t}_{3}$ | Output Rise Time ${ }^{7}$ $(-1 \mathrm{H},-5 \mathrm{H})$ | Measured between 0.8 V and $2.0 \mathrm{~V} 30-\mathrm{pF}$ load |  |  | 1.50 | ns |
| $\mathrm{t}_{4}$ | Output Fall Time ${ }^{7}$ $(-1,-2,-3,-4)$ | Measured between 2.0 V and $0.8 \mathrm{~V} 30-\mathrm{pF}$ load |  |  | 2.20 | ns |
| $\mathrm{t}_{4}$ | Output Fall Time ${ }^{7}$ $(-1,-2,-3,-4)$ | Measured between 0.8 V and $2.0 \mathrm{~V} 15-\mathrm{pF}$ load |  |  | 1.50 | ns |
| $\mathrm{t}_{4}$ | Output Fall Time ${ }^{7}$ $(-1 \mathrm{H},-5 \mathrm{H})$ | Measured between 2.0 V and $0.8 \mathrm{~V} 30-\mathrm{pF}$ load |  |  | 1.25 | ns |
| $\mathrm{t}_{5}$ | Output-to-output skew on same bank ( $-1,-2,-3,-4)^{7}$ | All outputs equally loaded |  |  | 200 | ps |
|  | Output-to-output skew $(-1 \mathrm{H},-5 \mathrm{H})$ | All outputs equally loaded |  |  | 200 |  |
|  | Output bank A -to- output bank B skew ( $-1,-4,-5 \mathrm{H}$ ) | All outputs equally loaded |  |  | 200 |  |
|  | Output bank A -to- output bank B skew (-2, -3) | All outputs equally loaded |  |  | 400 |  |
| $\mathrm{t}_{6}$ | Delay, REF Rising Edge to FBK Rising Edge ${ }^{6}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ |  | 0 | $\pm 250$ | ps |
| $\mathrm{t}_{7}$ | Device-to-Device Skew ${ }^{7}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ on the FBK pins of the device |  | 0 | 700 | ps |
| $t_{\text {J }}$ | Cycle-to-cycle jitter ${ }^{7}$$(-1,-1 \mathrm{H},-4,-5 \mathrm{H})$ | Measured at 66.67 MHz , loaded outputs, 15 pF load |  |  | 200 | ps |
|  |  | Measured at 66.67 MHz , loaded outputs, 30 pF load |  |  | 200 |  |
|  |  | Measured at 133.3 MHz , loaded outputs, 15 pF load |  |  | 100 |  |
| t | Cycle-to-cycle jitter ${ }^{7}$$(-2,-3)$ | Measured at 66.67 MHz , loaded outputs, 30 pF load |  |  | 400 | ps |
|  |  | Measured at 66.67 MHz , loaded outputs, 15 pF load |  |  | 400 |  |
| tıock | PLL Lock Time ${ }^{7}$ | Stable power supply, valid clock presented on REF and FBK pins |  |  | 1.0 | ms |

rev 2.0

## Switching Characteristics for ASM5I2308A - Industrial Temperature Devices

| Parameter | Description | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | Output Frequency | 30-pF load, All devices | 10 |  | 100 | MHz |
| $\mathrm{t}_{1}$ | Output Frequency | 20-pF load, $-1 \mathrm{H},-5 \mathrm{H}$ devices ${ }^{8}$ | 10 |  | 133.3 | MHz |
| $\mathrm{t}_{1}$ | Output Frequency | 15-pF load, -1, -2, -3, -4 devices | 10 |  | 133.3 | MHz |
|  | $\begin{aligned} & \text { Duty } \mathrm{Cycle}^{7}=\left(\mathrm{t}_{2} / \mathrm{t}_{1}\right)^{*} 100 \\ & (-1,-2,-3,-4,-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | Measured at 1.4V, Fout $=<66.66 \mathrm{MHz} 30-\mathrm{pF}$ load | 40.0 | 50.0 | 60.0 | \% |
|  | $\begin{aligned} & \text { Duty } \mathrm{Cycle}^{7}=\left(\mathrm{t}_{2} / \mathrm{t}_{1}\right) * 100 \\ & (-1,-2,-3,-4,-1 \mathrm{H},-5 \mathrm{H}) \end{aligned}$ | Measured at 1.4V, Fout $=<50 \mathrm{MHz} 15-\mathrm{pF}$ load | 45.0 | 50.0 | 55.0 | \% |
| $\mathrm{t}_{3}$ | Output Rise Time ${ }^{7}$ (-1, -2, -3, -4) | Measured between 0.8 V and $2.0 \mathrm{~V} 30-\mathrm{pF}$ load |  |  | 2.50 | ns |
| $\mathrm{t}_{3}$ | Output Rise Time ${ }^{7}$ (-1, -2, -3, -4) | Measured between 0.8 V and $2.0 \mathrm{~V} 15-\mathrm{pF}$ load |  |  | 1.50 | ns |
| $\mathrm{t}_{3}$ | Output Rise Time ${ }^{7}$ $(-1 \mathrm{H},-5 \mathrm{H})$ | Measured between 0.8 V and $2.0 \mathrm{~V} 30-\mathrm{pF}$ load |  |  | 1.50 | ns |
| $\mathrm{t}_{4}$ | Output Fall Time ${ }^{7}$ (-1, -2, -3, -4) | Measured between 2.0 V and $0.8 \mathrm{~V} 30-\mathrm{pF}$ load |  |  | 2.50 | ns |
| $\mathrm{t}_{4}$ | Output Fall Time ${ }^{7}$ $(-1,-2,-3,-4)$ | Measured between 0.8 V and $2.0 \mathrm{~V} 15-\mathrm{pF}$ load |  |  | 1.50 | ns |
| $\mathrm{t}_{4}$ | Output Fall Time ${ }^{7}$ $(-1 \mathrm{H},-5 \mathrm{H})$ | Measured between 2.0 V and $0.8 \mathrm{~V} 30-\mathrm{pF}$ load |  |  | 1.25 | ns |
| $t_{5}$ | Output-to-output skew on same bank $(-1,-2,-3,-4)^{7}$ | All outputs equally loaded |  |  | 200 | ps |
|  | Output-to-output skew $(-1 \mathrm{H},-5 \mathrm{H})$ | All outputs equally loaded |  |  | 200 |  |
|  | Output bank A -to- output bank B skew (-1, $-4,-5 \mathrm{H}$ ) | All outputs equally loaded |  |  | 200 |  |
|  | Output bank A -to- output bank B skew (-2, -3) | All outputs equally loaded |  |  | 400 |  |
| $\mathrm{t}_{6}$ | Delay, REF Rising Edge to FBK <br> Rising Edge ${ }^{7}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ |  | 0 | $\pm 250$ | ps |
| $\mathrm{t}_{7}$ | Device-to-Device Skew ${ }^{7}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ on the FBK pins of the device |  | 0 | 700 | ps |
| $\mathrm{t}_{J}$ | Cycle-to-cycle jitter ${ }^{7}$$(-1,-1 \mathrm{H},-4,-5 \mathrm{H})$ | Measured at 66.67 MHz , loaded outputs, 15 pF load |  |  | 200 | ps |
|  |  | Measured at 66.67 MHz , loaded outputs, 30 pF load |  |  | 200 |  |
|  |  | Measured at 133.3 MHz , loaded outputs, 15 pF load |  |  | 100 |  |
| $\mathrm{t}_{5}$ | Cycle-to-cycle jitter ${ }^{7}$$(-2,-3)$ | Measured at 66.67 MHz , loaded outputs, 30 pF load |  |  | 400 | ps |
|  |  | Measured at 66.67 MHz , loaded outputs, 15 pF load |  |  | 400 |  |
| tıock | PLL Lock Time ${ }^{7}$ | Stable power supply, valid clock presented on REF and FBK pins |  |  | 1.0 | ms |

rev 2.0

## Switching Waveforms

Duty Cycle Timing


## All Outputs Rise/Fall Time



Output - Output Skew


Input - Output Propagation Delay


Device - Device Skew

rev 2.0

## Test Circuits

Test Circuit \#1


Test Circuit \#2


## Package Information: 16-lead (150 Mil) Molded SOIC



| Symbol | Dimensions (inches) |  | Dimensions (millimeters) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |  |  |  |
| A | 0.061 | 0.068 | 1.55 | 1.73 |  |  |  |  |
| A1 | 0.004 | 0.0098 | 0.102 | 0.249 |  |  |  |  |
| A2 | 0.055 | 0.061 | 1.40 | 1.55 |  |  |  |  |
| B | 0.013 | 0.019 | 0.33 | 0.49 |  |  |  |  |
| C | 0.0075 | 0.0098 | 0.191 | 0.249 |  |  |  |  |
| D | 0.386 | 0.393 | 9.80 | 9.98 |  |  |  |  |
| E | 0.150 | 0.157 | 3.81 | 3.99 |  |  |  |  |
| e | 0.050 BSC |  |  |  |  |  |  | 1.27 BSC |
| H | 0.230 | 0.244 | 5.84 | 6.20 |  |  |  |  |
| h | 0.010 | 0.016 | 0.25 | 0.41 |  |  |  |  |
| L | 0.016 | 0.035 | 0.41 | 0.89 |  |  |  |  |
| $\theta$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |  |  |  |  |

Package Information: 16-lead Thin Shrunk Small Outline Package (4.40-MM Body)


| Symbol | Dimensions (inches) |  | Dimensions (mm) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A |  | 0.043 |  | 1.10 |
| A1 | 0.002 | 0.006 | 0.05 | 0.15 |
| A2 | 0.003 | 0.37 | 0.85 | 0.95 |
| B | 0.007 | 0.012 | 0.19 | 0.30 |
| C | 0.004 | 0.008 | 0.09 | 0.20 |
| D | 0.193 | 2.008 | 4.90 | 5.10 |
| E | 0.169 | 0.177 | 4.30 | 4.50 |
| e | 0.026 BSC |  |  | 0.65 |
| H BSC |  |  |  |  |
| L | 0.246 | 0.256 | 6.25 | 6.50 |
| $\theta$ | 0.020 | 0.028 | 0.50 | 0.70 |
| $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |  |

rev 2.0

## Ordering Codes

| Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: |
| ASM5P2308A-1-16-ST | 16-pin 150-mil SOIC-TUBE | Commercial |
| ASM5I2308A-1-16-ST | 16-pin 150-mil SOIC- TUBE | Industrial |
| ASM5P2308A-1-16-SR | 16-pin 150-mil SOIC-TAPE \& REEL | Commercial |
| ASM5I2308A-1-16-SR | 16-pin 150-mil SOIC-TAPE \& REEL | Industrial |
| ASM5P2308A-1-16-TT | 16-PIN 150-mil TSSOP - TUBE | Commercial |
| ASM5I2308A-1-16-TT | 16-PIN 150-mil TSSOP - TUBE | Industrial |
| ASM5P2308A-1-16-TR | 16-PIN 150-mil TSSOP - TAPE \& REEL | Commercial |
| ASM5I2308A-1-16-TR | 16-PIN 150-mil TSSOP - TAPE \& REEL | Industrial |
| ASM5P2308A-1H-16-ST | 16-pin 150-mil SOIC-TUBE | Commercial |
| ASM5I2308A-1H-16-ST | 16-pin 150-mil SOIC- TUBE | Industrial |
| ASM5P2308A-1H-16-SR | 16-pin 150-mil SOIC-TAPE \& REEL | Commercial |
| ASM5I2308A-1H-16-SR | 16-pin 150-mil SOIC-TAPE \& REEL | Industrial |
| ASM5P2308A-1H-16-TT | 16-PIN 150-mil TSSOP - TUBE | Commercial |
| ASM5I2308A-1H-16-TT | 16-PIN 150-mil TSSOP - TUBE | Industrial |
| ASM5P2308A-1H-16-TR | 16-PIN 150-mil TSSOP - TAPE \& REEL | Commercial |
| ASM5I2308A-1H-16-TR | 16-PIN 150-mil TSSOP - TAPE \& REEL | Industrial |
| ASM5P2308A-2-16-ST | 16-pin 150-mil SOIC-TUBE | Commercial |
| ASM5I2308A-2-16-ST | 16-pin 150-mil SOIC- TUBE | Industrial |
| ASM5P2308A-2-16-SR | 16-pin 150-mil SOIC-TAPE \& REEL | Commercial |
| ASM5I2308A-2-16-SR | 16-pin 150-mil SOIC-TAPE \& REEL | Industrial |
| ASM5P2308A-2-16-TT | 16-PIN 150-mil TSSOP - TUBE | Commercial |
| ASM5I2308A-2-16-TT | 16-PIN 150-mil TSSOP - TUBE | Industrial |
| ASM5P2308A-2-16-TR | 16-PIN 150-mil TSSOP - TAPE \& REEL | Commercial |
| ASM5I2308A-2-16-TR | 16-PIN 150-mil TSSOP - TAPE \& REEL | Industrial |
| ASM5P2308A-3-16-ST | 16-pin 150-mil SOIC-TUBE | Commercial |
| ASM5I2308A-3-16-ST | 16-pin 150-mil SOIC- TUBE | Industrial |
| ASM5P2308A-3-16-SR | 16-pin 150-mil SOIC-TAPE \& REEL | Commercial |
| ASM5I2308A-3-16-SR | 16-pin 150-mil SOIC-TAPE \& REEL | Industrial |
| ASM5P2308A-3-16-TT | 16-PIN 150-mil TSSOP - TUBE | Commercial |
| ASM5I2308A-3-16-TT | 16-PIN 150-mil TSSOP - TUBE | Industrial |
| ASM5P2308A-3-16-TR | 16-PIN 150-mil TSSOP - TAPE \& REEL | Commercial |
| ASM5I2308A-3-16-TR | 16-PIN 150-mil TSSOP - TAPE \& REEL | Industrial |

rev 2.0

## Ordering Codes (contd)

| Ordering Code | Package Type | Operating Range |
| :---: | :---: | :---: |
| ASM5P2308A-4-16-ST | 16-pin 150-mil SOIC-TUBE | Commercial |
| ASM5I2308A-4-16-ST | 16-pin 150-mil SOIC- TUBE | Industrial |
| ASM5P2308A-4-16-SR | 16-pin 150-mil SOIC-TAPE \& REEL | Commercial |
| ASM5I2308A-4-16-SR | 16-pin 150-mil SOIC-TAPE \& REEL | Industrial |
| ASM5P2308A-4-16-TT | 16-PIN 150-mil TSSOP - TUBE | Commercial |
| ASM5I2308A-4-16-TT | 16-PIN 150-mil TSSOP - TUBE | Industrial |
| ASM5P2308A-4-16-TR | 16-PIN 150-mil TSSOP - TAPE \& REEL | Commercial |
| ASM5I2308A-4-16-TR | 16-PIN 150-mil TSSOP - TAPE \& REEL | Industrial |
| ASM5P2308A-5H-16-ST | 16-pin 150-mil SOIC-TUBE | Commercial |
| ASM5I2308A-5H-16-ST | 16-pin 150-mil SOIC- TUBE | Industrial |
| ASM5P2308A-5H-16-SR | 16-pin 150-mil SOIC-TAPE \& REEL | Commercial |
| ASM5I2308A-5H-16-SR | 16-pin 150-mil SOIC-TAPE \& REEL | Industrial |
| ASM5P2308A-5H-16-TT | 16-PIN 150-mil TSSOP - TUBE | Commercial |
| ASM5I2308A-5H-16-TT | 16-PIN 150-mil TSSOP - TUBE | Industrial |
| ASM5P2308A-5H-16-TR | 16-PIN 150-mil TSSOP - TAPE \& REEL | Commercial |
| ASM5I2308A-5H-16-TR | 16-PIN 150-mil TSSOP - TAPE \& REEL | Industrial |

rev 2.0

Alliance Semiconductor Corporation 2595, Augustine Drive, Santa Clara, CA 95054<br>Tel\# 408-855-4900<br>Fax: 408-855-4999<br>www.alsc.com

Copyright © Alliance Semiconductor<br>All Rights Reserved<br>Preliminary Information<br>Part Number: ASM5P2308A<br>Document Version: v2.0<br>8_30_2004

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

